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ABSIAACT 
lJ/\RDWAR,E CONSIP£RATIONS fOB Tflf! LEEP MULTIPJ,g kOMPUT&B 
Multiple computers l,ave boon considered as an alto.rna-
ti vc to the la,rge compute.r for many yea.rs, both in terms of 
economy a,nd for performance. Promises of economy, relia-
bility, flexibility, a.nd efficiency have been made for 
multiple computers. The simulta.neous application of 
several computers to a given problem should result in faster, 
more efficient handling of the work load. Since redundancy 
is inherent in multiplicity, system reliability should be 
enhanced. 
A number of manufacturers have structured their 
machines around a multiple computer scheme, among them the 
National Bureau of Standards "Pilot 0 (1959), Argonne 
National Labs "Gus" (1963), Burroughs "D-825" (1962), and 
Carnegie-Mellon University "C.mmp" (1972). In 1973, a 
Master's thesis! presented to Lehigh University proposed 
the Lehigh Easily Expandible Processor (LEEP) multiple ' 
computer system, built around readily available, inexpen-
' 
si ve mi.nicomputers _ and memory uni ts interconnected by a 
matrix 0--f crosspoint controllers. 
1 Katsaros, John James, "The LEEP Multiple Computer System," Master's thesis, Lehigh Universi-ty, 1973. 
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An opc.ratJve discussion of tho computer• a structure, a,n 
executive system, a"nd the inte,ractions a.mong the special 
ha.rdwa.re components were described. This paper further 
defines the hardware req·uired to implement this system, 
and discusses limitations on the size of the processor/ 
memory a.rray imposed by the ha.rdware. Using the structure 
proposed, the maximum array size calculated on the basis of 
t 
available d.rive and current loading on shared lines is 130 
processors and 130 memory or I/0 ports. These numbers may 
be reduced when the effects of capacitive loading are 
considered. 
The array is composed of a hardware controller for 
sequencing and servicing data requests, address converters 
for virtual address conversion and controlling processor 
\ access to memory, and link holders to effect the connection 
of a particular memory unit to a particular processor. A 
fourth unit, the buss controller, is capable of handling 
inter-memory module data transfers independent of processor 
intervention. The organization and operation of this 
hardware is discussed, along with the design considerations 
used to maximize the array size by buffering all shared 
lines with tri-state logic. 
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INTRQPUCTIQN 
Tho primary thrust of a multiple computer systom is to 
provide a computer capable of performing the same tasks as 
present day la.rge machines at a significant cost savings. 
Certain additional capa.bi li ties which ca.nnot readily be 
accomplished with a large computer, such as load-sensitive 
hardware partitioning, accrue to the multiple computer simply 
due to its architecture. The large computer we seek to 
replace may be comprised of one or two processing units with 
relatively short cycle times, a large mass random access 
memory, and a variety of peripheral devices and controllers. 
Improved performance in such a system has historically been 
accomplished by parallel processing techniques and faster 
hardware. The Lehigh Easily Expandible Processor is 
comprised of a multiplicity of mini-processors, memory units 
and peripheral devices interconnected by specially designed 
hardware. Several manufacturers offer mini-processors which 
are relatively slow compared to the cycle times of the large 
computers, but which are quite inexpensive. Modularly 
expandible memory units are available for the commercial 
minicomputers, and may ~e built up for a particular system 
to a limit usually determined by a processor's addressing 
capabilitye 
-3-
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Tho uac of virtual add.reaaing removes this restriction, aa 
woll as maJcing a modula.r memory a.rrange.ment transpa.rent to 
the user. 
Using inexpensive components is only pa.rt of the 
economy of multiple compute.r systems. Efficient handling 
of the work load, measu.red by turnarou.nd time, represents 
a more important economy aspect. As the requirements of 
the work load dictate, the multiple computer may be 
dy·namically reconfigured .to make the most efficient use of 
all available hardware all of the time. This could mean 
simultaneously running a separate job on each processor or 
using more than one processor to run a given job at a given 
time. In this way, each piece of hardware functions as 
close to 100% of the time as possible. System reliability 
is enhanced by this structure in that redundancy is inherent 
in the architecture. A hardware error anywhere in the 
system need not shut the multiple computer down, but only 
cause it to reconfigure, excluding the malfunctioning unit 
from its available resources. If a processor is available, 
it may even be used to automatically run diagnostic programs 
and report both the error and diagnosis to the system 
operator. 
-4-
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Flexibility ia alao afforded by tho multiple computer 
in a number of ways. Initially, tho aystam may bo con-
figured with only tllat t,a.rdwarc necessary to meet the 
current needs of tho computer center. As t.hese needs cha.nge 
and/or grow, incremental cha.nges are easily and inexpen-
sively made due to the modularity of the structure. Changes 
to the executive softwa.re can be minimal, and most impor-
tantly, transparent to the user. Modularity and redundancy 
in the hardware enable the multiple computer to be effec-
tively partitioned into more than one autonomous operating 
system. Thus, if a particular user requires priority turn-
around, or if a job must be isolated for security reasons, 
it is readily accommodated by a multiple computer system. 
The structure of the LEEP computer and its proposed 
executive program are aimed at achieving these design 
objectives. The software provides for any processor to 
operate in the executive mode on a dynamically allocatable 
basis. Each processor has access to all memory and I/0 
ports on a job priority basis. Inter-memory data transfers, 
once initiated by an I/0 executive, may be handled by a 
buss controller, without further processor attention. 
System start-up and control may be initiated by a keyboard, 
co-resident on the executive buss. Redundant executive 
-.s.-
buaaing provides back-up for reliability or for use during 
partitioned operation. Virtual addressing, ha.rdwa.rc-decodod 
by the add,ress converters, permits access to tho entire 
volume of secondary memory without rec1uiring any special 
techniques for the user. 
System Organization 
The special hardware required to implement the LEEP 
computer consists of a hardware controller, address con-
verters, buss controllers, and link holders, configured in 
the system as sho\tJTl in Figure 1. The desig·n considerations 
and operation of each component of the LEEP array, outlined 
below, are discussed in detail in the balance of this paper. 
The hardware controller supplies the location and 
b·ounds of current virtual addresses to any address converter 
requesting service. There is only one hardware controller 
to a system. Its functions may be readily carried on 
(albeit at a slower rate) by a processor in case of a mal-
function in the hardware controller. Each processor has 
associated with it an address converter, which holds the 
virtual addresses of two blocks of program data and performs 
the.relocation of addresses when required. When a request 
is found to lie within one of the blocks whose addresses 
-6-
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arc currently atorod in tho address converter, A link to 
tho appropriate modulo will be enabled. If a fit is not 
found, the hardwa.re controller will be asked to supply tho 
address of the proper section of memory. A buss controller 
is a.n address converter modified to direct the flow of data 
from one module to another by decoding the addresses of the 
origin and destination, and incrementing them upon data 
transfer. Once the availability table in the buss con-
troller is loaded, operation proceeds unattended until the 
entire block has been transferred. All data transfers must 
pass through a link holder, a sort of crosspoint switch 
enabled by an address fit and the highest job priority 
number requesting a particular module at a given time. 
All of the data and control lines which must be 
shared among many loads have been designed with tri-state 
logic to minimize current loading. Tri-state logic is a 
special family of transistor-transistor logic with a high-
impedance output state which neither sources nor sinks 
current. In addition, certain tri-state device types em-
ploy pnp input transistors, reducing the input current 
requirements significci.!).tly below normal TTL levels. Opera-
tion of tri-state circuits is described in more detail in 
Appendix A. 
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llARDWM& CQtiTR,QLL£R 
Tt10 l1ardwaro controller is roaponsiblo for supplying 
address information to the address converters from core 
availability tables written into Memory Module Ono by the 
Executive processor. A core availa.bi li ty table (CAT) 
exists for each processor, consisting of up to seven, four-
word entries containing virtual addresses for each segment 
of a progra.m. TJ1ese addresses a.re used by the address 
converter in locating data requested by a processor. Each 
entry is organized as shown in Figure 2. The upper and 
lower virtual add.ress bounds will be compared to the 
address requested to determine whether a "fit" exists. 
The busy flag will be set by the executive when that block 
is being updated. The last entry flag is set if no further 
blocks exist in the core availability table for that pro-
cessor. The module number and relocation constant serve to 
physically locate the data in secondary memory, under the 
direction of the address converter. The fourth word con-
tains a job priority number, used to resolve conflicts when 
two processors request access to the same memory module at 
the same time, and a block activity word provided for 
bookkeeping purposes. Since only a small portion of memory 
-9-
,-
must be allocntod to this storage, the balance of memory 
modulo one is mado available to any processor: howeve.r, 
tho ha.rdwa.ro controller t1as a priviledged link. Each 
address converter must be scanned, a.nd those reci-uesting 
service supplied with the contents of its core avail-
ability table. Since there is only one hardware controller 
in a system, in case of hardware controller failure, the 
simple scanning and look-up functions may be performed by 
a processor. 
Operation of the hardware controller is flow cha.rted 
in Figure 3. Assuming a running system, the hardware 
controller clock will be running, incrementing the binary 
processor number counter to sequentially query each 
address converter. When an address converter requesting 
service is queried, the processor number counter will be 
inhibited and Memory One accessed on the next available 
cycle to read the core availability table for that pro-
cessor. As the processor number counter is incremented, 
the starting address of each processor's core availability 
tabl~ is generated in __ preparati,qn for fetching the table 
should it be requested. After a four-word table entry 
\. 
-10-
.· 
·P·1gure 2·. Core Availability Tabla Entr7 
•• 
Upper virtual address bound BL 
Lower virtual address bound 
• 
Block Actlvit~ J Job Priority 
B = Bus_y flag 
L ·= Last :flag 
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SE.r BSY PF 
t1a1 boon tra.na f erred to the addroaa converter, the hardwn.ro 
controller chocks Whether or not the o.xocutivo may have 
bco.n in t.l,o process of cha.nging that entry. If it was not, 
tho busy bit is not set and the add.ress converter is 
checked to see if its req,uest was satisfied. Once the re-
quest is satisfied, the processor number counter is 
released to resu.me scanning. However, if that entry was 
busy, the BSY flip flop is set and the entry is checked to 
see if it was the last one in the table. If it was the 
last entry in the table, the BSY flip flop will be checked. 
A set BSY flip flop indicates that the executive is opera-
ting on this table and results in a benign exit, • i.e., no 
effective action will be taken on this or subsequent 
requests until the table goes "not busy". The processor 
will remain stalled and be serviced again the next time 
its address converter is queried. Should the last table 
entry be reached without finding either a busy block or a 
data fit, the executive must be signaled to make the data 
available for processing. This action consists of storing 
the processor number in a buffer which can be read by the 
executive, generating an ex·ecutive interrupt and ex·iting. 
-14-
All c><ita conaiat of ro1otting tJ\o BSY flip flop a.nd 
releasing tho procouaor number counter. T)10 scan roaumos 
on tho noxt clock pulse wt,ic!, causes an increment of tho 
processor number counter and Ci\T starting address counters 
in preparation for the next query. 
The hardware controller is organized as shown in 
Figure 4. The free-run.ning clock is used to increment the 
binary processor num.be,r counter a.nd the multiply-by-28 
block which generates the starting address of the core 
availability table for each processor. An offset register 
may be set by the executive to permit starting the block of 
core tables at the start of any sub-page of memory module 
• 
one. When service is requested, this starting address will 
be transferred to a memory address register, but retained 
in the address generation block as long as the count input 
is inhibited by the service request. This permits the 
memory address register to increment with each word trans-
. •,_ .... 
ferred while maintaining the starting address for use in 
generating the next processor's CAT starting address. The 
word transfer counter increments the memory address register 
and gates the decision logic for each block transferred. 
-15-
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Tho docieion logic muet chooae am-ong one ot t.he four 
possible outcomoa: 
1. requoatod addroae fits, reset and exit: 
2. req·ueated data not available, interr·upt 
and exit: 
3. no fit found, but a block was busy, reset 
a.nd exit: 
4. transfer next block. 
If an interrupt is required, the processor num.ber request-
ing the unavailable data is stored in a processor number 
buffer. This interrupt must be given sufficient priority 
that the processor number will not be over-written by the 
next "no fit". This is not a stringent requirement, 
however, since a minimum of four memory cycles are required 
to determine the next "no fit". 
In order to give the hardware controller privileged 
access to memory for reading the CAT, the control signals 
for one module must be routed through the hardware con-
troller. By AND-ing the MEMORY AVAILABLE signal from the 
~ 
memory module with SERVICE REQUEST within the hardware 
c~ntroller, a controller link enable (HC LINKENl signal 
may be generated and used to gate all o·f the memory 
-17-
control and dnta linoti to t)1c hnrdwa.rc controller. When 
SERVICE ROOU£ST is falao, tl,o memory and all its signal 
lines appear on the link buaa just as tl,oso from a.ny other 
mo:mory do. When SERVICE REX}UEST is asserted, the link buss 
carries a t-tEMORY AVAILt\.BLE signal, locking out a.ny pro-
cessor access to the mo,dule unti 1 the current service 
request has been pursued to a.n exit. 
\ 
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£ach processor haa aaaoclatod with .it an addroaa con-
verter. Its function is to retain tho virtual addroaaoa 
of t\tlO blocks of data belonging to that processor•s pro-
gram, and perform the relocation of all add,ress requests 
made by the processor which lie within tl,e bounds of 
either block. Should an address request lie outside of 
these bounds, the address converter must request service 
from the hardware controller. Once a data fit has been 
determined, the address converter must address the appro-
priate link holder to gain access to the memory module. 
Address converter operation is flow charted in 
Figures. In an operating condition, the table in the 
address converter will already contain two block entries 
from the CAT for that processor. When the processor 
presents a virtual address to the address converter, it 
sets the TRANSFER PENDING flip flop. The address is then 
compared to the upper and lower address bounds for each 
block. If a fit is determined, the appropriate relocation 
constant is combined with the virtual address request to 
form the physical address. 
priate module is addressed. 
. -19-
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The JOB PRIORITY number for 
•, 
• 
t'llJ.1Jsrct rr:,,o. 
~a;rscr 
P'rtJC. IIIAJ:£$ 
JI> l!iV II L ADt,C . 
~£r;v£ sr 
S£r T"l!AN.SP: ff, 
,. =---=--
. ·~--, 
PECt)C>e i'J.Jy51cA L t 
l'J l>l>l!e.SS 
A,/1) 
/'l'lol)v Le Alu,11 ,J ~ e 
'---------------~--
No 
ENABLE. L INI( 
TRAtvSFc!? DArn 
~ES e7' 17:AN.SF. fr,JD 
-20-
I 
i 
' i
! 
i 
' 
l 
I 
··--· 1 .. --·-- ··-·--
• 
• 
• 
• 
y 
-------·-' 
' " 
thnt block is AND-od with TRANSf~ PDIDING a.nd aaaortcd on 
aignal lines going out to the link holclors. Whc.n tho data 
is actually transfo.rred, tho TRANSFER PENDING flip flop 
will be reset, a.nd romain tl1at way until another virtual 
address request is made. Should the address requested 
fall outside the bounds of both stored blocks, the NO FIT 
condition will be A.N·o-ed with T'RANSFER PENDING and the 
processor num.ber (address converter add.ress) to form 
SERVICE REQUEST. Each new set of bounds is tested for BUSY, 
and bypassed if the flag is set. Release of SERVICE RE()UEST 
occurs automatically when a FIT condition is resolved. 
The hardware of the address converter is organized as 
shown in Figure 6. The processor number is used as the 
address converter's address by decoding the output of the 
processor number counter from the processor number buss. 
This signal, is AND-ed with NO FIT and TRANSFER PENDING to 
form the SERVICE REQUEST when a requested address is not 
contained in either set of bounds stored in the table 
storage registers. The table storage registers are shift 
registers clocked by a clock generated in the hardware 
controller as each word is read from memory. The data is 
-21-
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T~NSF'E~ 
PE1/PJNq 
/110D\/Lc 
SELECT 
<, 
shifted into the rogiotora from top to bottom, moving 
Block A into Block D oacl1 time a now block is requested. 
Tl1c ta.ble storage registers ma), also be addressed and 
written ~Jom the executive buss, to permit system sta.rt-up 
and operation wi tl,out using the hardW"are controller. This 
feature is especially importa,nt to the buss controller, as 
will be discussed in the next section. 
When the processor control lines indicate that an 
address request is being made, the TRANSFER PENDING flip 
flop will be set and the virtual address request gated to 
the comparison and relocation logic. The requested address 
is compared bit for bit with the upper and lower bounds 
from the table storage registers. The outcome of the com-
parison is represented by the signals FIT A and FIT B, 
I 
which are OR-ed to form NO FIT. The FIT x signal which is 
asserted is used to select the proper relocation constant 
from the table storage registers. The relocation constant 
is combined with the virtual address requested to generate 
the physical address, which is sent out to the link 
holders~ - ·The-·--F·rT---x·-~signa1-- is- also used to select the 
priority number and module number specified for the block 
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containing tho roqucatcd data. Dy gating tl,o aclcctad 
\ I priority number wi tll TRJ\.NSFER PENDING, tl,o pa.rticular 
module in wJ,icll tho data lies wi 11 be tied up only wt1en 
this processor has the highest priority num.ber of any 
processor requesting that module and concurrently has a 
data transfer pending. This arra.ngement insures maximu.m 
availability of the memory module, while incorporating the 
flexibility of programmed priority levels for each job or 
even segments of a job. Module selection is handled by 
one-out-of-n decoders, one for each block, OR-ed together 
and enabled by one or the other FIT x signals. The result-
ing MODULE SELECT lines are dedicated, one to each link, 
and are gated with TRANSFER PENDING. TRANSFER PENDING will 
be reset by the data transfer. 
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DUSS . CONTRQJ,J&R 
Tho buaa controller in a ha.rdwarc block Whono function 
is to control data t.ra.ns fors botwoon memory modules or I/0 
ports without tho aid or attention of a processor. Such 
transfers may include loading programs, data files, the 
executive program itself, or dumping program output to a 
storage or output device. The buss controller occupies the 
same position in the computer structure as an add.ress con-
verter and is organize·d in mucl1 the same way, but does not 
have a processor associated with it. The hardwa.re of the 
buss controller is the same as that of an add.ress converter, 
augmented by two address registers and some steering circuitry. 
By wiring this circutry on a separate board, conversion from 
a buss controller to an address converter becomes a simple 
matter. This feature gives the computing center the ability 
to reconfigure their system without paying a major cost 
penalty. As processors are added or deleted, the buss con-
troller board associated with each address converter need 
only be removed or added to accomodate the change. 
Transfer conditions are loaded into the buss controller 
table storage resistors from the I/0 executive buss and the 
the TRANSFER PENDING flip flop set. The data is 
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tra,nnforrod sac1uo.ntially until an address ovo,r flow occurs, 
aignalling the o.nd of tho block. Tho buss controller then 
go.neratos a,n I/0 executive inte,rrupt a.nd e.nte,rs an idle 
stato until it is given another job. The contents of bus 
controller table entries differ from processor core availa-
bility table entries by the addition of a transfer direc-
tion flag, used to designate block A or block Bas the 
input block. The virtual add.resses are the data bounds of 
the input and output files. The final add.resses are tested 
against the current address to determine when the job is 
done. 
A functional diagram of the buss controller hardware 
is shown in Figure 7. The device address decoding, module 
select, priority numbers and relocation sections are iden-
tical to the address converter. A toggle flip flop, T, has 
been added to control the direction of data flowo It is 
initially set according to the transfer direction flag in 
the table, and is clocked by one of the four combinations 
of data or device ready and input or output module, 
determined by the appropriate module control line and the 
transfer direction. The transition of. data ready from 
-26-
• • 
v,~,,,,., 
,,,_-,.: ... "•~U A 
r-
T/fAN.S~E~ 
J:J1,eE, r,o~ 
• 
,,~TvAt. 
MJ/Mht 
lfl'o,irJ. 
.r/o ei~Ec -="''·-=· =~ 8v.s.s 
I/o EKEC 
11\/r£ ~~v Pr -1 
Ti'GGLE T 
,: I!" 
-T 
... ,. 
I/o CYC££ 
LOGIC 
--
D,(/r,4 
BvrrEe 
-27-
• 
• 
. - -·=u>r., 
IN rR, 
~F 
~ 
t 
.J 
~ 
') 
\ij 
..., 
~ 
~ 
Cl 
J)A,A ~ 
0~ 
/)£VICE' 
K€ADY J.1 A/ K. 
JJA r,q 
8t.lS.S 
• -
I . 
"' 
t 
the input modulo in uaad to clock tho da.ta into a data 
buffer, which ia noaded to retain the data during the ti,me 
the buss cont.roller ia avitching from input module to output 
module. This data is then gated back onto the lin.k data 
buss by either of the two output cycle conditions, depending 
which block is the output block. Two virtual address 
registers, one for block A and one for block B, have been 
added to store the virtual address req·uest. Their outputs 
are gated to the comparison and relocation logic by T and 
-
T, according to the direction of transfer. Both registers 
are incremented using an edge transition of T as the clock. 
The registers are initially set to the starting address of 
each block. To indicate completion of the job, when the 
comparison logic determines that the virtual address re-
quests equal the last address an I/0 executive interrupt is 
generated and retained in a flip flop until acknowledged. 
The I/0 executive may then update the processor core availa-
bility table for that job to indicate the location of the 
new data or program, and give the buss controller another 
job or leave it idle. 
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LJNK 
Tho link holdor is responsible for intorconnocting 
processors with memory modules, functioning essentially as 
a cross-point S\t1i tch. Loading considerations are pa.rti-
cularly important in the link holder, since there will be 
as many links vertically as there are processors and as 
many links horizontally as there are memory and I/0 ports. 
The links must be bidirectional and addressable, and are 
charged with resolving priority for access to a given module. 
Link holder hardware is orga.nized as shown in Figure 8. 
The three major functional blocks a.re the priority resolu-
tion, and the bidirectional and undirectional buss drivers. 
The MODULE SELECT signal from the address converter is used 
to gate the job priority number onto the memory priority 
lines, a buss which interconnects the priority detection 
circuits of all links in a vertical line. Priority resolu-
tion is accomplished by exclusive OR-ing priority numbers 
of processors requesting a particular module. All but the 
highest priority processor will be stalled by a LINK ENABLE, 
the result of priority resolution. When TRANSFER PENDING 
is reset by data transfer through the active link, i~s 
priority number will be removed from the link priority buss, 
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permitting the noxt highoat priority link to be onoblod. 
LINK ~ABLE is uaod to enable tho tri-atotc buffcr/drivora 
of the unidirectional lines. Ono of tho lines for trans-
mission from the address converter to the links must be 
dedicated to direction control, specifying whether the 
processor is undertaking an input or output operation. 
This line is gated with LINK ENABLE in the link holder to 
enable the appropriate driver in the bidirectional driver 
hardwa.re. 
' ' 
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Tit£ EXECVI'IVE BUSS 
The oxacuti vo buss ca.rriea all of t.he communications 
between tho executive processor a.nd all other pa.rts of the 
system. The description of the LEEP computer indicated t'-"O 
executive mo,des, one for system master and the other for 
input/output control. To permit maximum flexibility, each 
must have a separate buss. Redu.ndancy and partitioning 
considerations req·uire more tha.n one pair of executive 
busses per system. To implement these features, hardware 
must be desig·ned for connecting each processor to the exe-
cuti ve busses. Since the hardware will be duplicated for 
each processor, the logical location for this hardware is 
in the address converter. Any processor may serve as the 
system executive or I/0 executive, and its mode of opera-
tion may be dynamically changed. This requires addition of 
mode flip flops to the address converters. These flip flops 
are used to gate information from a particular executive buss 
I to a processor or vice versa. 
Executive interrupts must be "daisy chained," i.e., 
.,,. 
wired in series, to prevent conflicts. A processor operating 
in the executive mode may interrupt any other processor. 
Each interrupt must consist of the interrupt signal itself, 
-32-
plus tho address of the interrupting device, and muat be 
a,nawcrod with a.n acknowledge signal. /\ circuit for atae,r-
ing tho interrupt•ng device address2 is drawn in Figure 9. 
Since any processor may operate in the executive mode 
or in the problem mode, provision must be made for each 
processor to: (1) interrupt the executive by setting the 
REXl flip flop and asserting its O\t/11 address on the execu-
tive add.ress buss; (2) be interrupted by the executive 
processor: (3) generate an interrupt addressed to a parti-
cular processor only if operating in the executive mode; 
or (4) ack.nowledge an interrupt request from another 
processor. 
When operating in the executive mode, an interrupt may 
be generated by setting the CALL flip flop and asserting 
the address of the processor to be interrupted on the 
executive processor's address buss. This will be gated to 
the executive address buss, at the same time that the 
executive interrupt line is pulled down to indicate an 
interrupt pending. The processor being interrupted will 
2Af k . . . ter Lary, private commun1cat1on. 
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decode ita addroaa from the cxocutivo addroea buaa, AffD..in9 
it wit.h INTERRU.PT PENDING. If that procoaaor ia not 
currently interrupting the executive, its interrupt line 
will be asserted and an acknowledge generated on the exe-
cuti ve ack.nowledge line. 
A processor desiring to interrupt the executive pro-
cessor does so by setting the R.BJ flip flop and asserting 
its own address on its address buss. If there is no other 
interrupt in progress, its add.ress will be gated onto the 
executive address buss and the executive interrupt line 
pulled down. The executive processor will recognize the 
interrupt request by gating the address of the interrupting 
processor onto its data buss and generating an acknowledge 
signal on the executive acknowledge line. 
Generating processor interrupts is a privileged 
command reserved for the executive processor. While there 
is no danger that a problem state processor could actually 
interrupt another processor, it is still necessary that each 
processor be able to determine whether or not it is opera-
ting in the executive mode. This implies that each 
processor must be able to read its own mode flip flop and 
structure its command set accordingly. 
·,-35-
KEYIWI\RV 
Tl10 kcylx,:lrd ia connected to t)1c (L.'<OC'Utivc buea, and 
may issue any of t)lo control comma.ndn normally issued by 
tl1e executive processor. TI1eso convnands include setting 
a.ny of the exccuti ve mode flip flops for any processor, 
loading the table storage registers of an address converter 
or buss controller, and reading or writing table entries in 
the core availability tables. In addition, the keyboard 
may set or alter a processor's program counter and status 
word. These capabilities are essential to getting the 
system started, to establishing partitioned operation, and 
to reconfiguring the system to stop part or all of it. 
System start-up requires loading the executive opera-
ting program from some storage medium into memory, assign-
ing a processor to the executive mode and starting it. 
Loading the executive program into memory may be handled by 
a buss controller. Since this is an operation likely to be 
performed regularly, loading the appropriate table entries 
into the buss controller might be conviently done by a ROM. 
Adding conunands to the ROM routine to set the ex·ecuti ve 
mode flip flop for a processor, its program counter and 
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etatua '-'Ord would tha,n po.nnit cold ata,rta of tho •Y•tcm with 
a ono button operation. Should a.n alternative configuration 
be desired, all the necesaa.r·y commands could still be 
structured fran the keyboa.rd. Pa.rti tioned ope.ration may be 
esta.blished by setting the appropriate executive mode flip 
flops and providing each executive processor with a 
resources list which excludes the other executive mode 
processor. Removal of processors from the system, whether 
to halt all or part of the system, may be accomplished by 
writing the status word(s) to a wait or stalled state. 
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0 
w 0 oc or 
o ic ch c 0 
of 
bock 
c · ·vi y word in memory modul on w· 1 b p rformed by 
the executive processor, to determine which jobs might re-
quire additional resources and for accounting purposes. A 
job which never requires service from the CAT is either 
unnecessarily tying up a process or in trouble. In either 
case, the executive must determine the cause and effect a 
solution. 
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disturbed, r cov ry c 
executiion stalled . 
0 
, 
, 
Sine or g . not .b 
con · t of pick ·ng up wh re the 
Faults which result in erroneous changes of stored 
programs or data are difficult to trace, and may cause dis-
ruption among several jobs. The hardware controller may 
supply the wrong address to the address converters, thereby 
permitting one program to operate on another's storage. As 
-39-
• 
oaeh proco••or roquont• •o,rvico, tho c.mtiro eoftwa,re load 
will craeh, roq'uiring a comploto r'oata,rt onco tho fault is 
located a.nd repaired. Wrong address faults in add.ress 
converters or buas controlle,ra will usually af feet only 
the module in which the current job is located, or at 
worst one other module. Recove.ry only requires restoring 
the two modules which are affected, rather than the entire 
system. 
Two failures are able to completely disable the 
system. Should the hardware controller be unable to access 
memory module one, each processor would be stalled waiting 
for CAT data. It is conceivable that all of the processors 
may become stalled before the problem is detecte-d by the 
executive processor. Once detected, a processor may be 
assigned to perform the hardware controller functions. 
Once the hardware controller is removed, recovery is com-
plete because no data has been disturbed. As long as the 
executive processor does not become stalled by this fault, 
removal of the hardware controller and subsequent recovery 
may be automatically performed. Certain faults in tn_e__ __ ~ 
-40-
c>eecutive mode flip f lope located in oach addroaa converte.r 
might halt tl,e oxocutive proceaaor, aa woll as problem state 
processors, resulting in a complete shutdO\flll. Should a 
problem state pro.ceseor become linked to the executive buss, 
interrupts addressed to the executive mode processor would 
be intercepted by a processor una.ble to service them. It 
is likely that data will be destroyed by the problem state 
processor, but difficult to say where since it now has access 
to the executive buss as well as its links. This implies 
that a cold start recovery will be required, once the mal-
functioning unit is removed from the system. 
' 
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HJ\Xl.NI ZI\TION CONS I.Df;RATIQNa 
The maxi.mum aizo of the multiple computer eyatem pro-
poaod is a f·u.nction of the hardware configuration used to 
implament it. In pa.rticular, the d.c. drive req·uired to 
assert unambiguous logic levels must be evaluated, as must 
the transient aspects of sig·nals on heavily loaded busses. 
The characteristics required to maxi.mize the memory/ 
• processor array size are: 
1. high current d.rive capability 
2. low output impedance in either logic state 
3. low input current requirements 
4. simple bussing capability, such as "wired -OR" 
s. speeds compatible with rest of system 
6. logic levels compatible with rest of system. 
Figure 10 is a comparison of several logic families 
considered for use in this application. The logic family 
offering the best features relative to the system require-
ments is tri-state logic, a variation of transistor-tran-
• 
sister logic which has a third, high-impedance output 
state, particularly useful in buss organized systems. A 
further description of tri-state logic is contained in 
-42-
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Appendix A. While not all aig·nal lines require tho capa-
bilities of tri-atate logic, system size is g·reatly in-
creased by using it to d,rive all bussed lines connected to 
large numbers of inputs. 
• Calculation of array size limitation due to d.c. drive 
capabilities of the integrated circuits used must be per-
formed for each signal line according to the following eciua-
tion: 
!driver= !input +(n-l) !off 
where Id. is the maximum current available from the 
.river 
enabled output at the standard logic level, I. tis the 
inpu 
current required by an enabled input and !off is the leakage 
current associated with a disabled tri-state input. If we 
assume that all shared lines will be similarly driven and 
buffered with tri-state logic at one input per module, then 
d.c. drive limitations are dictated by the ability of the 
circuits to drive similar loads. The drive capabilities of 
. 
several conunercially available ICs are calculated in 
ApPendix c. Using these parts, the maximum loadin~ for a 
unidirectional line is 130 inputs, and for a bidirectional 
' 
I 
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Type 
flQUBE 10 
CQH.PARISQN OF. LOGIC FAMILIES 
Input Output Zout Drive Drive 1 zout0 
Wired 
or 
Buss 
Propagation 
Delay{ns/gate) 
CMOS Lo Lo 600-800 600-800 Yes 40 
Tri-State Lo High 75 25 Yes 10 
TTL - Active High High 75 25 No 10 Pullup 
Passive High High 1K-2K 25 Yes 10 Pullup 
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lt 
lino 102 input• in one diroction and 206 input• in tho other. 
Wit.hout buffo.ring the rocoivor outputs, the maximum a,rray 
size is 130 by 102, limited in one direction by the unidirec-
tional line d.rivers a.nd in the other by the receiver drivers. 
If an additional gate delay delay could be tolerated, the 
receiver outputs might be buffered with unidirectional line 
drivers, increasing the array size to 130 by 130. 
Available current drive is only half of the maximiza-
tion problem. The transient response of heavily loaded 
signal lines must be considered in terms of how transitions 
will affect the proper functioning of processors, memories 
and peripherals that may be connected to the array. Each 
commercial module is likely to respond differently to slow 
transitions, and should be considered individually before in-
clusion in a LEEP array. A module may be connected to only 
a subset of the crosspoints in order to improve its perfor-
mance in the system. This reduces somewhat the interconnec-
tion flexibility of the module - a fact which the executive 
processor must take into account. An analysis of the 
various options of equipment and variations on the array 
structure is beyond the scope of this paper. 
-45-
Eatimatoa of tho tr:anaiont roaponao aa a function of tho numb·•r 
of croaapointa loading the lino havo bcon made for unidirec-
tional and bidirectional line drivers. Capacitance added by 
each module may be estimated at about S picofa,rads per gate 
input plus 2 picofarads per gate for stray and wiring capaci-
tances. Calculations based on these estimates a.re plotted in 
Figure 11, using a current step generator as a first approxi-
mation for the driver. These cu.rves may be used to evaluate 
the impact of a,rray expansion on the operation of a particular 
module. 
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f:ONCLUSIONS 
'1110 of foctivonosa of a.ny design muat be ovaluatod in 
to,rms of how woll it serves tJlo objcctivcn \Jhich motivated 
tho design. Theso were stated a.bove as economy of construc-
tion a.nd use, dynamic reconfig·uration capability, reliability 
a,nd flexibility. The ha.rdwa.re structure proposed in this 
paper satisfies these objectives in a num.ber of ways. 
The hardware contribution to system cost has been mini-
mized in two ways. The number of distinct modules required 
to implement the system has been minimized by using a modular 
organization and by having the add.ress converter perform two 
functions. Modular expansion of the system is accomplished 
using only the basic modules developed for the computer. The 
cost of designing the hardware is minimized by the small 
number of modules to be designed, and the fact that a multi-
plicity of user configurations can be achieved by variations 
in the numbers of modules used. Modularity also helps keep 
production overhead low by permitting the price advantages 
large volume purchases of components. Maintenance problems 
are reduced since there are fewer circuits to learn, and 
spares readily at hand. 
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\ 
The hardwa.rc structure proposed ia designed to keop aa 
many procoaaors active as possible at a given time. 'M1ia ia 
accomplished by the use of high speed logic for scanning 
service req·uests, tra,nslating virtual add.resses into physical 
addresses and forming processor-memory !in.ks. Page turning 
has been minimized by holding two block add.resses in the 
add,ress converter for each processor. Maximu.m accessa.bi li ty 
to a particular memory is provided by a module priority 
resolution network incorporated in each link holder. Each 
of these features mea.ns that the time a processor spends 
waiting for service or access to memory has been reduced al-
most to the point where each processor functions as if all of 
the available memory were dedicated to it. 
Redundant executive bussing and dynamically assignable 
executive modes have been provided in the hardware. These 
features permit any processor to function as the executive 
in the system, or for two essentially independent systems to 
operate within the same processor/memory array in a parti-
tioned mode. Provision of redundant and dynamically reloca-
table control positions is important to the reliability of 
the system, in that a localized malfunction can disable only,----·---,--
one of several available system masters. 
-49-
) 
f~loxl bi 1 i ty i a 1nl1cra.nt in modul or at ructurca, which 
pcr·mit incremental oxpa.naion or contr:iction of a system' a 
resources by simple replication n.nd interconnection of 
st,indard modules. lfa.rdwa.re reconf ig·uration could be as 
simple as installing logic ca.rds in a pre-wired baclc plane, 
simply for tl,e cost of the card. Systems using less than 
the ma.ximum number of processors may take advantage of the 
flexibility desig·ned into the address converter, i.e., addi-
tion of one logic card to change it into a buss controller. 
The flexibility afforded by multiprocessing techniques is 
naturally available in the LEEP multicomputer. 
Fault analysis of the prop-osed design has shown the 
importance of the bookkeeping activities of the executive 
system for detecting hardware malfunctions in various parts 
of the system. Two failures, one in the hardware controller 
and one in the executive mode flip flops of the address con-
verters, are capable of stopping the LEEP computer. Recovery 
from a hardware controller "crash" is relatively easy, I since 
most hardware controller faults do not affect storage. 
Recovery from a mode flip flop "crash" can mean a cold start, 
since data probably will be lost before the fault is detected. 
-so-
Othor fniluroa ro1ult in dieruption of one or moro jobe, or 
loss of aomc of the system reaourcea. In thoao inatancoa, 
the balance of the computer will continue to function 
properly. 
The above features would ha,rdly be worth considering if 
the maximum practical size of the a.rray was too small to 
efficiently handle several jobs. Calculations of d.c. drive 
place a restruction on array size of 130 processors by 130 
memory ports; a size that is certainly adeq·uate for a multi-
plicity of jobs to run simultaneously. Transient considera-
tions indicate that rise and fall times on the order of four 
gate delays may be expected in a fully loaded system. This 
may be significant when a specific processor or memory is to 
be connected to the system. Edge rate sensitive equipment 
may force array size to be limited to numbers significantly 
lower than the 130 maximum, or require the addition of pulse 
shaping for sensitive signals. Even sensitive equipment can 
be expected to operate with loading up to 50, so that the 
advantages of a fairly large multiple computer system may be 
· r-ealize<i--=-.-~---· --· 
I 
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APP,mQIX A 
TRI-STATE LOGIC 
Tri-State Logic (TSL) is a modified form of transistor-
transistor logic (TTL) which offers a high i.mpedance output 
state in addition to the desirable features of 'M'L circuits. 
The speed and fan-out of TSL circuits are comparable to 
standard TTL circuits, but the particular features of TSL 
combined with MSI often provide greater functional speed, 
noise immu.nity, line drive and fan-in. Performance limitations 
associated with pullup resistors of open collector output are 
eliminated. 
The third logic state offered by TSL circuits is a high 
impedance state which results when the circuit is disabled. 
In this state, the circuit can only source or sink the leakage 
current associated with its output transistors, typically 
less than 40 microamps regardless of signal level. A typical 
TSL circuit is shown in Figure A-1. When TSL designs are 
combined with Schottky clamped transistors, processing modi-
fications permit the use of PNP input structures without 
sacrificing circuit speed. Such inputs greatly reduce ~pput 
loading when in the disabled state, thereby increasing the 
effective fan-out of the driving stage. A PNP input 
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atructuro ia ehO\tln in Fig·u.rc A--2. Fan-out in TSL atructu.ro• 
is maxim,izad when all but one input ia diaablad. Ma.ximwn 
fan-out ca.n thus bo calculated aa one plus tho curre.nt nooded 
to d.rive the line and supply the TSL leakage cu.rrents. 
Typical devices are generally designed to take several 
nanoseconds longer to be enabled than to be disabled, so that 
two cannot normally be active at the same time. Dynamic 
characte.ristics a.re guaranteed to degrade less than 0.6 nano-
se·conds per picofarad of capacitive loading. This permits 
estimation of worst case transient response, as the loading 
on a line is increased. 
Prior to the advent of TSL, data transfer rates were 
generally limited by the fan-out of the driver and the active 
fan-in of the data buss. TSL fan-in loading is greatly 
expanded, allowing larger effective buss lines to be driven 
with improved dynamic performance. Integration of multiplex-
ing functions into the enable/disable logic results in 
further system economy and reliability by reducing the parts 
count. 
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leaves processor 
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interrupt. 
Processor scan 
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processors 
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Pending 
Service 
Request 
Never sets or 
always set. 
Requests inhibited 
or service request 
never dropped. 
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-60-
o _ 
or 
Tr 
d/o 
fr op 
c ' e n t· o 
competed prope · y. 
Fru trated processor 
stalls could disable 
processor and/or 
memory. 
Buss 
Ot 
In rr pt 
Steer·ng 
0 
s C 
nt rrupts no 
genera~ed . 
Interrupts not 
recognized . 
/ 
-61-
• 
L ck of r pon h 
ecut·on. 
Lack of re pons de-
tected by exec . 
APPm)IX C 
AVAil;\.DLt DRIVE Atm .. TRANSIENT CALl;ULI\TIQNS 
The t'-40 circuit types required to implement the array 
are unid.irectional line drivers and bidirectional line 
drivers/receivers. Pertinent specifications of specific 
pa.rt types are sununa.ri zed in Table C-1. 
Number 
8T09 
DM.8093 
8T26 
DM8833 
TABLE Cl 
TRI-STATE PART SPECIFICATIONS 
Type 
DRVR 
DRVR 
DRVR 
RCVR 
DRVR 
RCVR 
-5.2/40 ma .04/-1.6 ma 
-5.2/16 ma .04/-1.6 ma 
-10/40 ma .1/-.2 ma 
-2/16 ma .1/-.2 ma 
-10.4/32 ma .05/-.05 ma 
-5.2/16 ma .05/-.05 ma 
.04/-1.6 ma 
.04/-.04 ma 
-.1/.1 ma 
- .1/ .1 ma 
-.05/.05 ma 
-.05/.05 ma 
The National Semiconductor parts have lower input 
currents in both the enabled and high impedance states. This 
implies that larger arrays may be built from these parts as 
opposed to the Signetics parts. Calculation of the maximum 
array size permitted for each part was done as shown in 
-
Table C2. The results, summarized ~n Table C3, show that 
...{;2 -
,,·. ,, ,,.·,t.·"·,·~· ·"···"·,·,,·.·11'.·"···"',•u',•u'.•.<'.·11·-·a.·,,".·~ ·,>-·/.·u···u· j.·u'.•J.·i, ,;. ,;, ,,,·"· ,,-, ,-, ~-.,..,-.,~·. ,·. •'' •' ,. ,·. ·"·. ·O· ·"·. ·~···"···a, J'· ., ., •• ,, , ,, •. ,, 
• 1 
0 0 C' 0 • r 
1 . 
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8T09 
DM8093 
8T26 DRVR 
RCVR 
DM8833 DRVR 
RCVR 
,. 
.. 
n 
0 
25 
361 
397 
157 
638 
318 
. -64-
( I, 
.... I' 
nl 
130 
130 
100 
20 
206 
102 
• 
TABLE C4 
TRANSIENT CI\LCUU\TIQNS 
raii Tra.n1i1nt 
V (t) • (V - IR )e-t/RcCt 
C CC CC 
where V = 5.0 
cc 
• R = R t = 25 ohms 
c sa 
• -12 CT= n. 7 x 10 picofarads 
Rise Transient 
V (t) = V 
C 
where V = 
(1-e -t/RCt 
V - I R - V 
cc OH ce t 
sa 
• R = R + R = 75 ohms 
sat L 
• V = .25 volts 
ce t sa 
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